

```

*****
4341 Fri Nov 14 18:05:27 2014
new/usr/src/uts/intel/amd64/ml/amd64.il
5291 x86 {high,low}bit rely on undefined behavior
*****
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */
21 /*
22 * Copyright 2009 Sun Microsystems, Inc. All rights reserved.
23 * Use is subject to license terms.
24 */

26 /
27 / In-line functions for amd64 kernels.
28 /

30 /
31 / return current thread pointer
32 /
33 / NOTE: the "0x18" should be replaced by the computed value of the
34 / offset of "cpu_thread" from the beginning of the struct cpu.
35 / Including "assym.h" does not work, however, since that stuff
36 / is PSM-specific and is only visible to the 'unix' build anyway.
37 / Same with current cpu pointer, where "0xc" should be replaced
38 / by the computed value of the offset of "cpu_self".
39 / Ugh -- what a disaster.
40 /
41     .inline threadp,0
42     movq    %gs:0x18, %rax
43     .end

45 /
46 / return current cpu pointer
47 /
48     .inline curcpup,0
49     movq    %gs:0x10, %rax
50     .end

52 /
53 / return caller
54 /
55     .inline caller,0
56     movq    8(%rbp), %rax
57     .end

59 /
60 / convert ipl to spl. This is the identity function for i86
61 /

```

```

62     .inline ipltospl,0
63     movq    %rdi, %rax
64     .end

66 /
67 / find the low order bit in a word
68 /
69     .inline lowbit,4
70     movq    $-1, %rax
71     bsfq   %rdi, %rax
72     incq   %rax
73     .end

75 /
67 / Networking byte order functions (too bad, Intel has the wrong byte order)
68 /

70     .inline htonll,4
71     movq    %rdi, %rax
72     bswapq %rax
73     .end

75     .inline ntohll,4
76     movq    %rdi, %rax
77     bswapq %rax
78     .end

80     .inline htonl,4
81     movl    %edi, %eax
82     bswap  %eax
83     .end

85     .inline ntohl,4
86     movl    %edi, %eax
87     bswap  %eax
88     .end

90     .inline htons,4
91     movl    %edi, %eax
92     bswap  %eax
93     shrl   $16, %eax
94     .end

96     .inline ntohs,4
97     movl    %edi, %eax
98     bswap  %eax
99     shrl   $16, %eax
100    .end

102 /*
103 * multiply two long numbers and yield a u_longlong_t result
104 * Provided to manipulate hrttime_t values.
105 */
106     /* XX64 These don't work correctly with SOS9 build 13.0 yet
107     .inline mul32, 8
108     xorl    %edx, %edx
109     movl    %edi, %eax
110     mull   %esi
111     shlq   $32, %rdx
112     orq    %rdx, %rax
113     ret
114     .end
115     */
116 /*
117 * Unlock hres_lock and increment the count value. (See clock.h)
118 */

```

```

119     .inline unlock_hres_lock, 0
120     lock
121     incl    hres_lock
122     .end

124     .inline atomic_orb,8
125     movl    %esi, %eax
126     lock
127     orb    %al, (%rdi)
128     .end

130     .inline atomic_andb,8
131     movl    %esi, %eax
132     lock
133     andb   %al, (%rdi)
134     .end

136 /*
137 * atomic inc/dec operations.
138 * void atomic_incl6(uint16_t *addr) { ++*addr; }
139 * void atomic_decl6(uint16_t *addr) { --*addr; }
140 */
141     .inline atomic_incl6,4
142     lock
143     incw   (%rdi)
144     .end

146     .inline atomic_decl6,4
147     lock
148     decw   (%rdi)
149     .end

151 /*
152 * atomic bit clear
153 */
154     .inline atomic_btr32,8
155     lock
156     btrl   %esi, (%rdi)
157     setc   %al
158     .end

160 /*
161 * Call the pause instruction. To the Pentium 4 Xeon processor, it acts as
162 * a hint that the code sequence is a busy spin-wait loop. Without a pause
163 * instruction in these loops, the P4 Xeon processor may suffer a severe
164 * penalty when exiting the loop because the processor detects a possible
165 * memory violation. Inserting the pause instruction significantly reduces
166 * the likelihood of a memory order violation, improving performance.
167 * The pause instruction is a NOP on all other IA-32 processors.
168 */
169     .inline ht_pause, 0
170     pause
171     .end

173 /*
174 * inlines for update_sregs().
175 */
176     .inline __set_ds, 0
177     movw   %di, %ds
178     .end

180     .inline __set_es, 0
181     movw   %di, %es
182     .end

184     .inline __set_fs, 0

```

```

185     movw   %di, %fs
186     .end

188     .inline __set_gs, 0
189     movw   %di, %gs
190     .end

192     /*
193     * OPTERON_ERRATUM_88 requires mfence
194     */
195     .inline __swapgs, 0
196     mfence
197     swapgs
198     .end

200 /*
201 * prefetch 64 bytes
202 */

204     .inline prefetch_read_many,8
205     prefetcht0    (%rdi)
206     prefetcht0    32(%rdi)
207     .end

209     .inline prefetch_read_once,8
210     prefetchnta   (%rdi)
211     prefetchnta   32(%rdi)
212     .end

214     .inline prefetch_write_many,8
215     prefetcht0    (%rdi)
216     prefetcht0    32(%rdi)
217     .end

219     .inline prefetch_write_once,8
220     prefetcht0    (%rdi)
221     prefetcht0    32(%rdi)
222     .end

```

```

*****
2106 Fri Nov 14 18:05:27 2014
new/usr/src/uts/intel/asm/bitmap.h
5291 x86 {high,low}bit rely on undefined behavior
*****
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License, Version 1.0 only
6  * (the "License"). You may not use this file except in compliance
7  * with the License.
8  *
9  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
10 * or http://www.opensolaris.org/os/licensing.
11 * See the License for the specific language governing permissions
12 * and limitations under the License.
13 *
14 * When distributing Covered Code, include this CDDL HEADER in each
15 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
16 * If applicable, add the following below this CDDL HEADER, with the
17 * fields enclosed by brackets "[]" replaced with your own identifying
18 * information: Portions Copyright [yyyy] [name of copyright owner]
19 *
20 * CDDL HEADER END
21 */
22 /*
23 * Copyright 2005 Sun Microsystems, Inc. All rights reserved.
24 * Use is subject to license terms.
25 * Copyright 2014 Nexenta Systems, Inc. All rights reserved.
26 */

28 #ifndef _ASM_BITMAP_H
29 #define _ASM_BITMAP_H

31 #include <sys/ccompile.h>
32 #include <sys/types.h>

34 #ifdef __cplusplus
35 extern "C" {
36 #endif

38 #if !defined(__lint) && defined(__GNUC__)

40 #if defined(__amd64)
41 #define __SUF "q"
42 #elif defined(__i386)
43 #define __SUF "l"
44 #else
45 #error "port me"
46 #endif

48 extern __GNU_INLINE int
49 highbit(ulong_t i)
50 {
51     long value;
52     uint8_t zf;
51     long value = -1;

54     __asm__(
55         "bsr" __SUF " %2,%0;"
56         "setz %1"
57         : "=r" (value), "=q" (zf)
58         : "mr" (i)
54         "bsr" __SUF " %1,%0"
55         : "+r" (value)

```

```

56         : "r" (i)
59         : "cc");

61     return (zf ? 0 : (value + 1));
59     return ((int)(value + 1));
62 }

64 extern __GNU_INLINE int
65 lowbit(ulong_t i)
66 {
67     long value;
68     uint8_t zf;
65     long value = -1;

70     __asm__(
71         "bsf" __SUF " %2,%0;"
72         "setz %1"
73         : "=r" (value), "=q" (zf)
74         : "mr" (i)
68         "bsf" __SUF " %1,%0"
69         : "+r" (value)
70         : "r" (i)
75         : "cc");

77     return (zf ? 0 : (value + 1));
73     return ((int)(value + 1));
78 }
_____unchanged_portion_omitted_____

```

```

*****
82054 Fri Nov 14 18:05:27 2014
new/usr/src/uts/intel/ia32/ml/i86_subr.s
patch keith-feedback
5291 x86 {high,low}bit rely on undefined behavior
*****
_____
unchanged_portion_omitted_

2787 #endif /* __i386 */
2788 #endif /* __lint */

2791 #if defined(__lint)

2793 /*ARGSUSED*/
2794 int
2795 lowbit(ulong_t i)
2796 { return (0); }

2798 #else /* __lint */

2800 #if defined(__amd64)

2802     ENTRY(lowbit)
2803     movl    $-1, %eax
2804     bsfq   %rdi, %rdi
2805     cmovnz %edi, %eax
2806     bsfq   %rdi, %rax
2807     incl   %eax
2808     ret
2809     SET_SIZE(lowbit)

2810 #elif defined(__i386)

2812     ENTRY(lowbit)
2813     movl    $-1, %eax
2814     bsfl   4(%esp), %eax
2815     jz     0f
2816 #endif /* ! codereview */
2817     incl   %eax
2818     ret
2819 0:
2820     xorl   %eax, %eax
2821     ret
2822 #endif /* ! codereview */
2823     SET_SIZE(lowbit)

2824 #endif /* __i386 */
2825 #endif /* __lint */

2827 #if defined(__lint)

2829 /*ARGSUSED*/
2830 int
2831 highbit(ulong_t i)
2832 { return (0); }

2834 /*ARGSUSED*/
2835 int
2836 highbit64(uint64_t i)
2837 { return (0); }

2839 #endif /* ! codereview */
2840 #else /* __lint */

2842 #if defined(__amd64)

```

```

2844     ENTRY(highbit)
2845     ALTENTRY(highbit64)
2846 #endif /* ! codereview */
2847     movl    $-1, %eax
2848     bsrq   %rdi, %rdi
2849     cmovnz %edi, %eax
2850     bsrq   %rdi, %rax
2851     incl   %eax
2852     ret
2853 #endif /* ! codereview */
2854     SET_SIZE(highbit)

2856 #elif defined(__i386)

2858     ENTRY(highbit)
2859     movl    $-1, %eax
2860     bsrl   4(%esp), %eax
2861     jz     0f
2862 #endif /* ! codereview */
2863     incl   %eax
2864     ret
2865 0:
2866     xorl   %eax, %eax
2867     ret
2868 #endif /* ! codereview */
2869     SET_SIZE(highbit)

2819 #endif /* __i386 */
2820 #endif /* __lint */

2822 #if defined(__lint)

2824 /*ARGSUSED*/
2825 int
2826 highbit64(uint64_t i)
2827 { return (0); }

2829 #else /* __lint */

2831 #if defined(__amd64)

2833     ENTRY(highbit64)
2834     movl    $-1, %eax
2835     bsrq   %rdi, %rax
2836     incl   %eax
2837     ret
2838     SET_SIZE(highbit64)

2840 #elif defined(__i386)

2842     ENTRY(highbit64)
2843     bsrl   8(%esp), %eax
2844     jz     highbit
2845     addl   $33, %eax
2846     jz     .lowbit
2847     addl   $32, %eax
2848     jmp    .done

2849 .lowbit:
2850     movl    $-1, %eax
2851     bsrl   4(%esp), %eax
2852     .done:
2853     incl   %eax
2854     ret
2855 #endif /* ! codereview */
2856 #endif /* __lint */

```

new/usr/src/uts/intel/ia32/ml/i86_subr.s

3

2875 SET_SIZE(highbit64)
 unchanged_portion_omitted

```

*****
4246 Fri Nov 14 18:05:27 2014
new/usr/src/uts/intel/ia32/ml/ia32.il
5291 x86 {high,low}bit rely on undefined behavior
*****
1 /*
2  * CDDL HEADER START
3  *
4  * The contents of this file are subject to the terms of the
5  * Common Development and Distribution License (the "License").
6  * You may not use this file except in compliance with the License.
7  *
8  * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
9  * or http://www.opensolaris.org/os/licensing.
10 * See the License for the specific language governing permissions
11 * and limitations under the License.
12 *
13 * When distributing Covered Code, include this CDDL HEADER in each
14 * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
15 * If applicable, add the following below this CDDL HEADER, with the
16 * fields enclosed by brackets "[]" replaced with your own identifying
17 * information: Portions Copyright [yyyy] [name of copyright owner]
18 *
19 * CDDL HEADER END
20 */

22 /*
23  * Copyright 2009 Sun Microsystems, Inc. All rights reserved.
24  * Use is subject to license terms.
25 */

27 /
28 / Inline functions for i386 kernels.
29 /   Shared between all x86 platform variants.
30 /

32 /
33 / return current thread pointer
34 /
35 / NOTE: the "0x10" should be replaced by the computed value of the
36 / offset of "cpu_thread" from the beginning of the struct cpu.
37 / Including "assym.h" does not work, however, since that stuff
38 / is PSM-specific and is only visible to the 'unix' build anyway.
39 / Same with current cpu pointer, where "0xc" should be replaced
40 / by the computed value of the offset of "cpu_self".
41 / Ugh -- what a disaster.
42 /
43     .inline threadp,0
44     movl    %gs:0x10, %eax
45     .end

47 /
48 / return current cpu pointer
49 /
50     .inline curcpup,0
51     movl    %gs:0xc, %eax
52     .end

54 /
55 / return caller
56 /
57     .inline caller,0
58     movl    4(%ebp), %eax
59     .end

61 /

```

```

62 / convert ipl to spl. This is the identity function for i86
63 /
64     .inline iptospl,0
65     movl    (%esp), %eax
66     .end

68 /
69 / find the low order bit in a word
70 /
71     .inline lowbit,4
72     movl    $-1, %eax
73     bsfl    (%esp), %eax
74     incl    %eax
75     .end

77 /
78 / find the high order bit in a word
79 /
80     .inline highbit,4
81     movl    $-1, %eax
82     bsrl    (%esp), %eax
83     incl    %eax
84     .end

86 /
69 / Networking byte order functions (too bad, Intel has the wrong byte order)
70 /
71     .inline htonll,4
72     movl    (%esp), %edx
73     movl    4(%esp), %eax
74     bswap  %edx
75     bswap  %eax
76     .end

78     .inline ntohll,4
79     movl    (%esp), %edx
80     movl    4(%esp), %eax
81     bswap  %edx
82     bswap  %eax
83     .end

85     .inline htonl,4
86     movl    (%esp), %eax
87     bswap  %eax
88     .end

90     .inline ntohl,4
91     movl    (%esp), %eax
92     bswap  %eax
93     .end

95     .inline hton,4
96     movl    (%esp), %eax
97     bswap  %eax
98     shr    $16, %eax
99     .end

101     .inline ntoh,4
102     movl    (%esp), %eax
103     bswap  %eax
104     shr    $16, %eax
105     .end

107 /*
108  * multiply two long numbers and yield a u_longlong_t result
109  * Provided to manipulate hrttime_t values.

```

```

110 */
111     .inline mul32, 8
112     movl    4(%esp), %eax
113     movl    (%esp), %ecx
114     mull   %ecx
115     .end

117 /*
118  * Unlock hres_lock and increment the count value. (See clock.h)
119  */
120     .inline unlock_hres_lock, 0
121     lock
122     incl   hres_lock
123     .end

125     .inline atomic_orb,8
126     movl    (%esp), %eax
127     movl    4(%esp), %edx
128     lock
129     orb    %dl,(%eax)
130     .end

132     .inline atomic_andb,8
133     movl    (%esp), %eax
134     movl    4(%esp), %edx
135     lock
136     andb   %dl,(%eax)
137     .end

139 /*
140  * atomic inc/dec operations.
141  * void atomic_incl6(uint16_t *addr) { ++*addr; }
142  * void atomic_decl6(uint16_t *addr) { --*addr; }
143  */
144     .inline atomic_incl6,4
145     movl    (%esp), %eax
146     lock
147     incw   (%eax)
148     .end

150     .inline atomic_decl6,4
151     movl    (%esp), %eax
152     lock
153     decw   (%eax)
154     .end

156 /*
157  * Call the pause instruction. To the Pentium 4 Xeon processor, it acts as
158  * a hint that the code sequence is a busy spin-wait loop. Without a pause
159  * instruction in these loops, the P4 Xeon processor may suffer a severe
160  * penalty when exiting the loop because the processor detects a possible
161  * memory violation. Inserting the pause instruction significantly reduces
162  * the likelihood of a memory order violation, improving performance.
163  * The pause instruction is a NOP on all other IA-32 processors.
164  */
165     .inline ht_pause, 0
166     rep
167     nop
168     .end

170 /*
171  * prefetch 64 bytes
172  *
173  * prefetch is an SSE extension which is not supported on older 32-bit processor
174  * so define this as a no-op for now
175  */

```

```

177     .inline prefetch_read_many,4
178 /    movl    (%esp), %eax
179 /    prefetcht0 (%eax)
180 /    prefetcht0 32(%eax)
181     .end

183     .inline prefetch_read_once,4
184 /    movl    (%esp), %eax
185 /    prefetchnta (%eax)
186 /    prefetchnta 32(%eax)
187     .end

189     .inline prefetch_write_many,4
190 /    movl    (%esp), %eax
191 /    prefetcht0 (%eax)
192 /    prefetcht0 32(%eax)
193     .end

195     .inline prefetch_write_once,4
196 /    movl    (%esp), %eax
197 /    prefetcht0 (%eax)
198 /    prefetcht0 32(%eax)
199     .end

```